Skip to content

Logic Quest

VLSI Interview Questions

  • Wave Diagram Analysis
  • Design Questions
  • Gate Level Questions
  • Some Coding
  • Contact us
  • Toggle search form

Clock Gating

a) Describe what is a clock gate?

Answer

The clock system is continuously toggling and hence it’s consumer of power. Clock gate is trying to reduce this power consumption by turnning off the clock signal for gates that are not in use.

b) What is the problem with naive approach of clock gate?

Answer

The naive approch is not immune to glitch that may occur. This can lead to unwanted sampling.

c) Suggest a solution for the problem at (b)

Answer

Latching the enable signal during the active phase of the clock the circuit is immue to glitches.

Next Question>>>

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Copyright © 2023 Logic Quest.

Powered by PressBook Blog WordPress theme