Clock Gating

The clock system is continuously toggling and hence it’s consumer of power. Clock gate is trying to reduce this power consumption by turnning off the clock signal for gates that are not in use.

The naive approch is not immune to glitch that may occur. This can lead to unwanted sampling.

Latching the enable signal during the active phase of the clock the circuit is immue to glitches.